



Development of the GTS_Leaf Trigger_Core & PLB_Cracus IPs For EXOGAM_2

Adam Czermak


Institute of Nuclear Physics PAN, Krakow



GTS_Leaf Trigger and Synchronization Functions



Type	Description
Sampling Synchronization	Synchronization of the detector signals with the clock phase
Serial Link Synchronization	Recovery of parallel data words from the serial bit stream.
Trigger Requests Alignment	Alignment of trigger data at the input of the trigger pipeline processor
L1 Validations Synchronization	Synchronization of L1A signal with data in the readout pipelines
Event Synchronization	Assignment of global clock and event number to data fragments in the DAQ path



NUMEXO2



— MGT
→ Clocks


— Fast serial links


— Parallel links

— Slow control

↔ Serial link

NUMEXO2 Phase 2 digitizer






GTS Functionalities




- 1. common clock → 100 MHz
 - 2. global clock counter 48 bit
 - 3. global event counter 16 bit
 - 4. trigger controls:
 - i. Throttling of the L1 validation signal
 - ii. Fast commands (fast reset, initialization, etc.)
 - iii. Fast monitoring feedback from the detector elements
 - iv. Calibration and test trigger sequence commands
 - v. Monitor of dead time
 - 5. Trigger requests
 - 6. Error reports Abnormal conditions


IFJ PAN task



CONNECTION between V6 (producer) to V5 (receiver)




GTS_Leaf logic on Virtex_5 (xc5vfx70t)



Plb_cracus IP

Form INTERFACE
between

PPC_440 \leftrightarrow GTS_Leaf



Software



Firmware





plib_cracus ctrl_registers

Base_Address


P


L

B

Base_Address

+19*4







plib_cracus status_registers



P
L \leftrightarrow
B





plb_cracus ctrl_DEFAULT_registers



P
L \leftrightarrow
B

reg_ctrl_DEFAULT_14	→	pll_lmk_ctrl_DEFAULT
reg_ctrl_DEFAULT_15	→	gt_ctrl_DEFAULT
reg_ctrl_DEFAULT_16	→	mgt_reldata_ctrl_DEFAULT
reg_ctrl_DEFAULT_17	→	dp_mux_ctrl_DEFAULT
reg_ctrl_DEFAULT_18	→	dp_ulinkmux_ctrl_DEFAULT
reg_ctrl_DEFAULT_19	→	dp_sync_logic_ctrl_DEFAULT
reg_ctrl_DEFAULT_20	→	dp_tdc_ctrl_DEFAULT
reg_ctrl_DEFAULT_21	→	fine_delay_ctrl_DEFAULT
reg_ctrl_DEFAULT_22	→	mgt_sel_ctrl_DEFAULT
reg_ctrl_DEFAULT_23	→	ClockPathdp_ctrl_DEFAULT
reg_ctrl_DEFAULT_24	→	trigger_ctrl_DEFAULT
reg_ctrl_DEFAULT_25	→	dp_digitizer_ctrl_DEFAULT
reg_ctrl_DEFAULT_26	→	trigger_conf_ctrl_DEFAULT
reg_ctrl_DEFAULT_27	→	dp_access_ctrl_DEFAULT
reg_ctrl_DEFAULT_28	→	period_ctrl_DEFAULT
reg_ctrl_DEFAULT_29	→	pllcts_lmk_ctrl_DEFAULT
reg_ctrl_DEFAULT_30	→	trigger_test_ctrl_DEFAULT
reg_ctrl_DEFAULT_31	→	trigger_mux_ctrl_DEFAULT

gt_register



tx_system_ready	(0)
rx_system_ready	(1)
tx_locks	(2)
rx_locks	(3)
txbuferr	(8)
rxbuferr	(9)
rxcommadet	(10)
rxrealign	(11)
rxchariscomma	(12-13)
tx_init_status	(16-23)
rx_init_status	(24-31)



tx_system_reset	(0)
rx_system_reset	(1)
commaalign	(2)
tx_pcs_rese	(3)
rx_pcs_reset	(4)
choice_refclk	(8)
loopback	(9-10)
tx_polarities	(11)
rx_polarities	(12)
txchardispmode	(16-17)
txchardispval	(19-20)




trigger_register

trigger_type (0-7)
rst (8)
rst_dcm_user (9)
dcm_all_locked (10) →
dcm_locked_user (11)
software_rst (12)
leds ? (16-22)

Bit_0 LSB
↓
1001001XXXXXX
0000010100000000
MSB → Bit_31
(12.8 µs for timeout)

Reset →
Write →
Read →



gts_ready (0)
rst_dcm_up (1)
rst_core_up (2)
loopback_enable (3)
test_enable (4)
aurorra_loopback (5)
timestamp_enable (6)
reject_window (16-31)

gt_drp_register

